×

An optimistic ternary simulation of gate races. (English) Zbl 0651.94026

Summary: The detection of timing problems in digital networks is of considerable importance. In particular it is desirable to have efficient methods for discovering critical races and hazards. Unfortunately, commercial simulators rarely provide such facilities; in fact, the simulators usually assume that all the gate delays are exactly equal. In contrast to this, binary race analysis frequently assumes that gate delays can be arbitrarily large, though finite. An expection to this is the almost- equal-delay race model, where gates have different delays, but the difference between any two delays cannot be arbitrary. The difficulty with the use of this model is that it is computationally very inefficient. In this paper we define a new ternary model which is very closely related to the binary almost-equal-delay model. Moreover, the ternary model is considerably more efficient, as efficient as the unit delay model; consequently, it could easily be incorporated in simulators.

MSC:

94C10 Switching theory, application of Boolean algebra; Boolean functions (MSC2010)
94C05 Analytic circuit theory
Full Text: DOI

References:

[1] Bryant, R. E., Race detection in MOS circuits by ternary simulation, (Anceau, F.; Aas, E. J., VLSI ’83 (1983), Elsevier Science Publishers B.V: Elsevier Science Publishers B.V Amsterdam), 85-95
[2] Bryant, R. E., A switch-level model and simulator for MOS digital systems, IEEE Trans. Comput., C-33, 2, 160-177 (1984) · Zbl 0529.94021
[3] Brzozowski, J. A.; Seger, C.-J., A characterization of ternary simulation of gate networks, IEEE Trans. Comput., C-36, 11, 1318-1327 (1987) · Zbl 0641.94030
[4] Brzozowski, J. A.; Seger, C.-J., Correspondence between ternary simulation and binary race analysis in gate networks, (Goos, G.; Hartmanis, J., Lecture Notes in Computer Science, 226 (1986), Springer: Springer Berlin), 69-78 · Zbl 0594.94031
[5] Brzozowski, J. A.; Yoeli, M., Models for analysis of races in sequential networks, (Blikle, A., Lecture Notes in Computer Science, 28 (1975), Springer: Springer Berlin), 26-32 · Zbl 0308.94027
[6] Brzozowski, J. A.; Yoeli, M., Digital Networks (1976), Prentice-Hall: Prentice-Hall Englewood Cliffs, NJ · Zbl 0595.94021
[7] Brzozowski, J. A.; Yoeli, M., On a ternary model of gate networks, IEEE Trans. Comput., C-28, 3, 178-183 (1979) · Zbl 0408.94023
[8] Eichelberger, E. B., Hazard detection in combinational and sequential switching circuits, IBM J. Res. Develop., 9, 90-99 (1965) · Zbl 0132.37106
[9] Jephson, J. S.; McQuarrie, R. P.; Vogelsberg, R. E., A three-level design verification system, IBM Systems J., 8, 3, 178-188 (1969)
[10] SimuTec, SILOS: Logic Simulator User’s Manual.; SimuTec, SILOS: Logic Simulator User’s Manual.
This reference list is based on information provided by the publisher or from digital mathematics libraries. Its items are heuristically matched to zbMATH identifiers and may contain data conversion errors. In some cases that data have been complemented/enhanced by data from zbMATH Open. This attempts to reflect the references listed in the original paper as accurately as possible without claiming completeness or a perfect matching.