[1] |
Arden, D. N., Delayed logic and finite state machines, Proc. 2nd Ann. Symp. on Switching Circuit Theory and Logical Design, 133-151 (1961), Detroit |
[2] |
Bodnarchuk, K., Sistemy uravnenij v algebre sobytij, Z. Vyčisl. Mat. i Fiz., 3, 1077-1088 (1963) |
[3] |
Brzozowski, J. A., Canonical regular expressions and minimal state graphs for definite events, (Mathematical Theory of Automata (1963), Polytechnic Institute of Brooklyn: Polytechnic Institute of Brooklyn New York), 529-561 · Zbl 0116.33605 |
[4] |
Brzozowski, J. A., Regular expressions from sequential circuits, IEEE Trans., EC-13, 6, 741-744 (1964) |
[5] |
Brzozowski, J. A.; Yoeli, M., Digital Networks (1976), Prentice Hall: Prentice Hall Englewoods Cliffs, NJ · Zbl 0595.94021 |
[6] |
Kozen, D., On Parallelism in Turing machines, (Proc. 17th Ann. Symp. on Foundations of Computer Science (1976), Polytechnic Institute of Brooklyn), 89-97 |
[7] |
Salomaa, A., Theory of Automata (1969), Pergamon Press: Pergamon Press Oxford · Zbl 0193.32901 |