A true random bit generator based on a memristive chaotic circuit: analysis, design and FPGA implementation. (English) Zbl 1448.65010
Summary: The aim of this paper is to present a true random bit generator (TRBG) based on a memristive chaotic circuit and its implementation on Field Programmable Gate Array (FPGA) board. The proposed TRBG architecture makes use of a memristive canonical Chua’s oscillator and a logistic map as entropy sources, while the XOR function is used for post-processing. The optimal parameter set for the chaotic systems has been chosen by carrying out numerical simulations of the system and adopting the scale index parameter to determine the degree of non-periodicity of the obtained bit streams. The proposed TRBG system has been then modeled and co-simulated on the Xilinx System Generator (XSG) platform and implemented on the Xilinx Kintex-7 KC705 FPGA Evaluation Board, obtaining experimental results in agreement with the expectations. Finally, the system has been validated with statistical analysis by using the NIST 800.22 statistical test suite.
References:
| [1] | Çavuşoğlu, Ü.; Kaçar, S.; Pehlivan, I.; Zengin, A., Secure image encryption algorithm design using a novel chaos based S-Box, Chaos Solitons Fractals, 95, 92-101 (2017) · Zbl 1373.68212 |
| [2] | Liu, H.; Kadir, A.; Sun, X., Chaos-based fast colour image encryption scheme with true random number keys from environmental noise, IET Image Process, 11, 5, 324-332 (2017) |
| [3] | Jovic, B.; Unsworth, C., Fast synchronisation of chaotic maps for secure chaotic communications, Electron Lett, 46, 1, 49-50 (2010) |
| [4] | Avaroğlu, E.; Tuncer, T.; Özer, A. B.; Ergen, B.; Türk, M., A novel chaos-based post-processing for TRNG, Nonlinear Dyn, 81, 1-2, 189-199 (2015) · Zbl 1430.94055 |
| [5] | Bonny, T.; Al Debsi, R.; Majzoub, S.; Elwakil, A. S., Hardware optimized fpga implementations of high-speed true random bit generators based on switching-type chaotic oscillators, Circuits Syst Signal Process, 1-18 (2018) |
| [6] | Ergün, S.; Özoguz, S., Truly random number generators based on non‐autonomous continuous‐time chaos, Int J Circuit Theory Appl, 38, 1, 1-24 (2010) · Zbl 1191.94140 |
| [7] | Fatemi-Behbahani, E.; Ansari-Asl, K.; Farshidi, E., A new approach to analysis and design of chaos-based random number generators using algorithmic converter, Circuits Syst Signal Process, 35, 11, 3830-3846 (2016) |
| [8] | Gerosa, A.; Bernardini, R.; Pietri, S., A fully integrated 8-bit, 20MHz, truly random numbers generator, based on a chaotic system, (Proceedings of the 2001 Southwest Symposium on Mixed-Signal Design, SSMSD (2001), IEEE), 87-92 |
| [9] | Vaidyanathan, S.; Akgul, A.; Kaçar, S.; Çavuşoğlu, U., A new 4-D chaotic hyperjerk system, its synchronization, circuit design and applications in RNG, image encryption and chaos-based steganography, Eur Phys J Plus, 133, 2, 46 (2018) |
| [10] | Zhao, L.; Liao, X.; Xiao, D.; Xiang, T.; Zhou, Q.; Duan, S., True random number generation from mobile telephone photo based on chaotic cryptography, Chaos Solitons Fractals, 42, 3, 1692-1699 (2009) |
| [11] | de la Fraga, L. G.; Torres-Pérez, E.; Tlelo-Cuautle, E.; Mancillas-López, C., Hardware implementation of pseudo-random number generators based on chaotic maps, Nonlinear Dyn, 90, 3, 1661-1670 (2017) |
| [12] | Valtierra, J. L.; Tlelo‐Cuautle, E.; Rodríguez‐Vázquez, Á., A switched‐capacitor skew‐tent map implementation for random number generation, Int J Circuit Theory Appl, 45, 2, 305-315 (2017) |
| [13] | Hu, Y.; Liao, X.; Wong, K.-w.; Zhou, Q., A true random number generator based on mouse movement and chaotic cryptography, Chaos Solitons Fractals, 40, 5, 2286-2293 (2009) |
| [14] | Karakaya, B.; Çelik, V.; Gülten, A., Chaotic cellular neural network‐based true random number generator, Int J Circuit Theory Appl, 45, 11, 1885-1897 (2017) |
| [15] | Koyuncu, I.; Ozcerit, A. T.; Pehlivan, I., Implementation of FPGA-based real time novel chaotic oscillator, Nonlinear Dyn, 77, 1-2, 49-59 (2014) |
| [16] | Tuan, T.; Strader, T.; Trimberger, S., Analysis of data remanence in a 90nm FPGA, (Proceedings of the IEEE Custom Integrated Circuits Conference,CICC’07 (2007), IEEE), 93-96 |
| [17] | Buscarino, A.; Fortuna, L.; Frasca, M.; Gambuzza, L. V.; Sciuto, G., Memristive chaotic circuits based on cellular nonlinear networks, Int J Bifurc Chaos, 22, 03, Article 1250070 pp. (2012) |
| [18] | Chua, L. O.; Lin, G.-N., Canonical realization of Chua’s circuit family, IEEE Trans Circuits Syst, 37, 7, 885-902 (1990) · Zbl 0706.94026 |
| [19] | May, R. M., Simple mathematical models with very complicated dynamics, The theory of chaotic attractors, 85-93 (2004), Springer |
| [20] | Rukhin A, Soto J, Nechvatal J, Smid M, and Barker E. A statistical test suite for random and pseudorandom number generators for cryptographic applications, Booz-Allen and Hamilton Inc Mclean Va2001.; Rukhin A, Soto J, Nechvatal J, Smid M, and Barker E. A statistical test suite for random and pseudorandom number generators for cryptographic applications, Booz-Allen and Hamilton Inc Mclean Va2001. |
| [21] | Buscarino, A.; Fortuna, L.; Frasca, M., Essentials of nonlinear circuit dynamics with MATLAB® and laboratory experiments (2017), CRC Press |
| [22] | Davies RB. Exclusive OR (XOR) and hardware random number generators [Online]. Available: http://www.robertnz.net/pdf/xor2.pdf; Davies RB. Exclusive OR (XOR) and hardware random number generators [Online]. Available: http://www.robertnz.net/pdf/xor2.pdf |
| [23] | Von Neumann, J., Various techniques used in connection with random digits, Appl Math Series, 12, 36-38, 1 (1951) |
| [24] | Dichtl, M., Bad and good ways of post-processing biased physical random numbers, (Proceedings of the International Workshop on Fast Software Encryption (2007), Springer), 137-152 · Zbl 1153.94368 |
| [25] | Benítez, R.; Bolós, V.; Ramírez, M., A wavelet-based tool for studying non-periodicity, Comput Math Appl, 60, 3, 634-641 (2010) · Zbl 1201.65226 |
| [26] | Czerwinski, Ł.; Ogorzałekt, M. J., Study of Bifurcation Phenomena in Memristor Oscillators, (Proceedings of the International Symposium on Nonlinear Theory and its Applications, NOLTA. Proceedings of the International Symposium on Nonlinear Theory and its Applications, NOLTA, Kobe, Japan (2011)) |
| [27] | Xilinx Inc. System Generator for Digital Signal Processing [Online]. Available: https://www.xilinx.com/products/design-tools/vivado/integration/sysgen.html; Xilinx Inc. System Generator for Digital Signal Processing [Online]. Available: https://www.xilinx.com/products/design-tools/vivado/integration/sysgen.html |
This reference list is based on information provided by the publisher or from digital mathematics libraries. Its items are heuristically matched to zbMATH identifiers and may contain data conversion errors. In some cases that data have been complemented/enhanced by data from zbMATH Open. This attempts to reflect the references listed in the original paper as accurately as possible without claiming completeness or a perfect matching.
