Cited By
View all- Aananthakrishnan SAbedin SCavé VChecconi FBois KEyerman SFryman JHeirman WHoward JHur IJain SLandowski MMa KNelson JPawlowski RPetrini FSzkoda STayal STithi JVandriessche Y(2023)The Intel Programmable and Integrated Unified Memory Architecture Graph Analytics ProcessorIEEE Micro10.1109/MM.2023.329584843:5(78-87)Online publication date: 1-Sep-2023
- Eyerman SSteen SHeirman WHur I(2023)Simulating Wrong-Path Instructions in Decoupled Functional-First Simulation2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS57527.2023.00021(124-133)Online publication date: Apr-2023
- Lan MHuang LYang LMa SYan RWang YXu W(2022)Late-Stage Optimization of Modern ILP Processor Cores via FPGA SimulationApplied Sciences10.3390/app12231222512:23(12225)Online publication date: 29-Nov-2022