[1] |
Eichelberger, E.; Williams, T., A logic design structure for LSI testability, (Proc. 14th Des. Automat. Conf. (1977)), 462-468 |
[2] |
Williams, T.; Parker, K., Design for testability—A survey, (Proc. IEEE, 71 (1983)), 98-112 |
[3] |
Roth, P.; Bouricius, W.; Schneider, P., Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits, IEEE Trans. electron. Comput., EC16, 567-580 (1967) |
[4] |
Goel, P., An implicit enumeration algorithm to generate tests for combinational logic circuits, IEEE Trans. Comput., C30, 215-222 (1981) · Zbl 0455.94038 |
[5] |
Bennetts, R., Design of Testable Logic Circuits (1984), Addison-Wesley: Addison-Wesley London |
[6] |
Komonytsky, D., LSI self-test using level sensitive scan design and signature analysis, (Digest IEEE Test Conf. (1982)), 414-424 |
[7] |
LeBlanc, J., LOCST: A built-in self-test technique, IEEE Design Test, 1, 45-52 (1984) |
[8] |
Bottorff, P., Test generation for large logic networks, ((1977)), 479-485 |
[9] |
Ramamoorthy, C., A structural theory of machine diagnosis, (1967 Spring Joint Comp. Conf. AFIPS Proc., 30 (1967)), 743-756 |
[10] |
Chang, H.; Heimbigner, G., LAMP: Controllability, observability, and maintenance engineering technique (COMET), Bell Sys. tech. J., 53, 1505-1534 (1974) |
[11] |
Poisel, R.; Kime, C., A system interconnection model for diagnosability analysis, (Proc. 1977 Int. Symp. Fault-Tolerant Computing (1977)), 59-64 |
[12] |
Poisel, R., Structural aspects of diagnosable system design, (Ph.D. Thesis (1977), Dept. of Electrical and Computer Engineering, University of Wisconsin: Dept. of Electrical and Computer Engineering, University of Wisconsin Madison, WI) · Zbl 0953.74618 |
[13] |
Kime, C., An analysis model for digital system diagnosis, IEEE Trans. Comput., C19, 1063-1073 (1970) |
[14] |
Dietmeyer, D., Logic Design of Digital Systems (1978), Allyn & Bacon: Allyn & Bacon Boston, MA |
[15] |
Blount, M., Probabilistic treatment of diagnosis in digital systems, (Proc. 7th Ann. Int. Symp. Fault-Tolerant Computing (1977)), 72-77 |
[16] |
Bossen, D.; Hsiao, M., Model for transient and permanent error-detection and fault-isolation coverage, IBM J. Res. Dev., 26, 67-77 (1982) |
[17] |
Tendolkar, N.; Swann, R., Automated diagnostic methodology for the IBM 3081 processor complex, IBM J. Res. Dev., 26, 78-88 (1982) |
[18] |
Hwang, I., On the confidence of the diagnosis-repair process for digital systems, (Ph.D. Thesis (1982), Dept. of Electrical and Computer Engineering, University of Wisconsin: Dept. of Electrical and Computer Engineering, University of Wisconsin Madison, WI) |