CMOS readout circuit with new background suppression technique for room-temperature infrared FPA applications. (English) Zbl 1200.94034
Summary: A high-performance CMOS readout integrated circuit (ROIC) with a new temperature and power supply independent background current and dark current suppression technique for room-temperature infrared focal plane array applications is proposed. The structure is composed of an improved switched current integration stage, a new current-mode background suppression circuit, and a high linearity, high voltage swing output stage. An experimental readout chip has been designed and fabricated using the Chartered \(0.35 \mu \text m\) CMOS process. Both the function and performance of the proposed readout circuit have been verified by experimental results. The test results show that the detector bias error in this structure is less than 0.1 mV. The input resistance is close to an ideal value of zero, and the injection efficiency is almost 100%. The output voltage linearity of the designed circuit is more than 99%. The background suppression level is tunable between \(8 \, \text{nA}-1.5 \mu A\), and the background suppression uniformity is as high as 100%. A unit-cell occupies a \(10 \mu \text m\) \(\times\) \(15 \mu \text m\) area and consumes less than 0.07 mW power.
Keywords:
infrared focal plane array; readout integrated circuit; temperature-independent background suppressionReferences:
| [1] | E.R. Fossum, B. Pain, Infrared readout electronics for space science sensors: state of the art and future directions. SPIE Proc. 2020, 262–285 (1993) |
| [2] | P.R. Gray, P.J. Hurst, S.H. Lews, R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th edn. (Wiley, New York, 2001), pp. 756–759 |
| [3] | C.-C. Hsieh, C.-Y. Wu, T.-P. Sun, Focal-plane arrays and CMOS readout techniques of infrared imaging systems. IEEE Trans. Circuits Syst. Video Technol. 7, 594–605 (1997) · doi:10.1109/76.611171 |
| [4] | C.-C. Hsieh, C.-Y. Wu, T.-P. Sun, F.-W. Jih, Y.-T. Cherng, High-performance CMOS buffered gate modulation input readout circuits for IR FPA. IEEE J. Solid-State Circuits 33(8), 1188–1198 (1998) · doi:10.1109/4.705357 |
| [5] | C.-C. Hsieh, C.-Y. Wu, T.-P. Sun, A new cryogenic CMOS readout structure for infrared focal plane array. IEEE J. Solid-State Circuits 32(8), 1192–1199 (1997) · doi:10.1109/4.604075 |
| [6] | H. Kulah, T. Akin, A CMOS current mirroring integration readout structure for infrared focal plane arrays, in Solid-State Circuits Conference (1998), pp. 468–471 |
| [7] | C.B. Kim, C.H. Hwang, B.H. Kim, Y.S. Lee, H.C. Lee, CMOS TDI readout circuit that improves SNR for satellite IR applications. Electron. Lett. 44(5), 346–347 (2008) · doi:10.1049/el:20083350 |
| [8] | B. Kim, H.C. Lee, Noise bandwidth suppression for low noise readout circuit. Electron. Lett. 38(12), 558–560 (2002) · doi:10.1049/el:20020414 |
| [9] | H. Kulah, T. Akin, A current mirroring integration based readout circuit for high performance infrared FPA applications. IEEE Trans. Circuits Syst. II: Analog Digital Signal Process. 50(4), 181–186 (2003) · doi:10.1109/TCSII.2003.807758 |
| [10] | S. Kavusi, K. Ghosh, A.E. Gamal, Architectures for high dynamic range, high speed image sensor readout circuits, in IFIP International Conference on Very Large Scale Integration (2006), pp. 36–41 |
| [11] | R. Musa, Y. Yusoff, T.K. Yew, M.R. Ahmad, Design of single-stage folded-cascode gain boost amplifier for 100 mW 10-bit 50 MSs pipelined analog-to-digital converter, in IEEE International Conference on Semiconductor Electronics (2006), pp. 800–804 |
| [12] | B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd edn. (McGraw-Hill, New York, 2006), pp. 213–217 |
| [13] | A. Scanlan, Fast settling gain boosted folded cascode amplifiers, in Irish Signals and Systems Conference (2006), pp. 335–338 |
| [14] | N. Yoon, B. Kim, H.C. Lee, C.-K. Kim, High injection efficiency readout circuit for low resistance infrared detector. Electron. Lett. 35(18), 1507–1508 (1999) · doi:10.1049/el:19991013 |
This reference list is based on information provided by the publisher or from digital mathematics libraries. Its items are heuristically matched to zbMATH identifiers and may contain data conversion errors. In some cases that data have been complemented/enhanced by data from zbMATH Open. This attempts to reflect the references listed in the original paper as accurately as possible without claiming completeness or a perfect matching.
