×

Optimal multiprocessor task scheduling using dominance and equivalence relations. (English) Zbl 0802.68017

Summary: We propose an optimization scheme for unit-execution-time task scheduling on multiprocessors. In this scheme, dominance, semi-dominance, equivalence and semi-equivalence relations between tasks are first defined. The solution tree technique is adopted to keep track of the unfinished sub-schedules. We prove that when certain conditions are satisfied, a sub-schedule need not be explored further, since it cannot lead to a schedule better than some others. An algorithm that avoids generating such non-optimal schedules is presented. Then we conduct experiments to show the promise of our scheme in reducing solution space. Another advantage of this scheme is its extensibility. This scheme can easily be applied to other scheduling problems by simply adding additional constraints to the original definitions of the dominance, semi-dominance, equivalence and semi-equivalence relations.

MSC:

68M20 Performance evaluation, queueing, and scheduling in the context of computer systems
Full Text: DOI

References:

[1] Hu, T. C., Parallel sequencing and assembly line problems, Ops Res., 9, 841-848 (1961)
[2] Coffman, E. G.; Graham, R. L., Optimal scheduling for two-processor system, Acta Inform., 1, 200-213 (1972) · Zbl 0248.68023
[3] Garey, M. R.; Johnson, D. S., Computers and Intractability: A Guide to the Theory of NP-Completeness (1979), Fredman: Fredman San Francisco · Zbl 0411.68039
[4] Ramamoorthy, C. V.; Chandy, K. M.; Gonzalez, M. J., Optimal scheduling strategies in a multiprocessor system, IEEE trans. Comput., 21, 137-146 (1972) · Zbl 0232.68014
[5] Cheng, T. C.E.; Sin, C. C.S., A state-of-the-art review of parallal-machine scheduling research, Eur. J. opl Res., 47, 271-292 (1990) · Zbl 0707.90053
[6] Edward, M. R.; Jurg, N. N.; Narsingh, D., Combinatioral Algorithms: Theory and Practice (1977), Prentice-Hall: Prentice-Hall New York · Zbl 0367.68032
[7] Bernstein, D.; Gertner, I., Scheduling expressions on a pipelined processor with a maximal delay of one cycle, J. ACM trans. program lang. Syst., 11, 57-66 (1989) · Zbl 0666.68028
[8] Warren, H. S., Instruction scheduling for the IBM RISC system/6000 processor, IBM J. res. Devl., 34, 85-92 (1990)
[9] Lam, S.; Sethi, R., Worst case analysis of two scheduling algorithm, SIAM J. Comput., 6, 518-536 (1977) · Zbl 0374.90031
This reference list is based on information provided by the publisher or from digital mathematics libraries. Its items are heuristically matched to zbMATH identifiers and may contain data conversion errors. In some cases that data have been complemented/enhanced by data from zbMATH Open. This attempts to reflect the references listed in the original paper as accurately as possible without claiming completeness or a perfect matching.