Cited By
View all- Santhanam KStevens K(2007)Dynamic gates with hysteresis and configurable noise tolerance2007 IFIP International Conference on Very Large Scale Integration10.1109/VLSISOC.2007.4402495(184-189)Online publication date: Oct-2007
Comparison of noise tolerant precharge (NTP) to conventional feedback keepers for dynamic logic
Pages 261 - 264
Abstract
Dynamic logic requires some sort of keeper to prevent the output node from floating and to provide acceptable noise immunity. A number of recent papers have advocated using a very weak complementary pMOS network in place of the conventional feedback keeper; such a technique is called Noise-Tolerant Precharge (NTP). This paper compares the delay and noise margin of NTP with conventional feedback keepers. Although NTP is more robust in that it can recover from a dynamic noise event, it is also 5-50% slower than conventional feedback keepers with the same static noise margin.
References
[1]
H. Yamada, T. Hotta, T. Nishiyama, F. Murabayashi, T. Yamauchi, and H. Sawamoto, "A 13.3ns Double-precision Floating-point ALU and Multiplier," in Proc. Intl. Conf. Computer Design, 1995, pp. 466--470.
[2]
F. Murabayashi, H. Yamada, T. Yamauchi, T. Ido, T. Nishiyama, K. Shimamura, S. Tanaka, T. Hotta, T. Shimizu, and H. Sawamoto, "2.5V Novel CMOS Circuit Techniques for a 150MHz Superscalar RISC Processor," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 972--980, Jul. 1996.
[3]
T. Thorp, G. Yee, and C. Sechen, "Design and Synthesis of Monotonic Circuits," Intl. Conf. Computer Design, 1999, 569--572.
[4]
A. Solomatnikov, D. Somasekhar, K. Roy, C.K. Koh, "Skewed CMOS: Noise Immune High-Performance Low-Power Static Circuit Family," in Proc. Intl. Conf. Computer Design, 2000, pp. 241--246.
[5]
A. Lakshmanan and R. Sridhar, "Input Controlled Refresh for Noise Tolerant Dynamic Circuits," in Proc. Intl. Conf. ASIC/SOC, 2001, pp. 129--133.
[6]
J. Covino, "Dynamic CMOS Circuit with Noise Immunity," US Patent 5,650,733, 1997.
[7]
G. D'Souza, "Dynamic Logic Circuit with Reduced Charge Leakage," US Patent 5,483,181, 1996.
[8]
L. Wang and N. Shanbhag, "An Energy-Efficient Noise-Tolerant Dynamic Circuit Technique," IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, no. 11, pp. 1300--1306, Nov. 2000.
[9]
G. Balamurugan and N. Shanbhag, "The Twin-Transistor Noise-Tolerant Dynamic Circuit Technique," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 273--280, Feb. 2001.
Index Terms
- Comparison of noise tolerant precharge (NTP) to conventional feedback keepers for dynamic logic
Recommendations
FinFET domino logic with independent gate keepers
Scaling of single-gate MOSFET faces great challenges in the nanometer regime due to the severe short-channel effects that cause an exponential increase in the sub-threshold and gate-oxide leakage currents. Double-gate FinFET technology mitigates these ...
Estimation methods for static noise margins in CMOS subthreshold logic circuits
SBCCI '17: Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the SandsOperating CMOS circuits at subthreshold supply voltages is an attractive solution for substantial energy reduction, at the expense of strong timing performance degradation, for a broad range of battery operated appliances. One of the challenges of this ...
Variation tolerant 9T SRAM cell design
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSINanoscale SRAM memory design has become increasingly challenging due to the reducing noise margins and increased sensitivity to threshold voltage variations. These issues oppose our ability to achieve stable bitcells and acceptable performance while ...
Comments
Information & Contributors
Information
Published In
April 2003
320 pages
ISBN:1581136773
DOI:10.1145/764808
- General Chair:
- Mircea Stan,
- Program Chairs:
- David Garrett,
- Kazuo Nakajima
Copyright © 2003 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 April 2003
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 291Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 23 Oct 2024
Other Metrics
Citations
Cited By
View all- Santhanam KStevens K(2007)Dynamic gates with hysteresis and configurable noise tolerance2007 IFIP International Conference on Very Large Scale Integration10.1109/VLSISOC.2007.4402495(184-189)Online publication date: Oct-2007
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in