research-article

Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer

Authors:

Hsin-Hung LinAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17, Issue 2

Article No.: 14, Pages 1 - 21

https://doi.org/10.1145/2159542.2159546

Published: 01 April 2012 Publication History

Abstract

Recently, the capacity of flash-memory storage systems has grown rapidly, and flash-memory technology has advanced along with the wave of consumer electronics and embedded systems. In order to properly manage product cost and initialization performance, vendors face serious challenges in system design and analysis. Thus, the timing analysis of system initialization and crash recovery for a segment-based flash translation layer has become an important research topic. This article focuses on system initialization, crash recovery, and timing analysis. The timing analysis of system initialization involves the relationship between the size of the main memory and the system initialization time. The timing analysis of crash recovery explains the worst case recovery time. The experiments in this study show that the timing analysis of system initialization and crash recovery can be applied to the segment-based flash translation layer.

References

[1]

Ban, A. 1999. Flash file system optimized for page-mode flash technologies. U.S. patent 5,937,425. Filed October 16, 1997; Issued August 10, 1999; Assigned to M-Systems.

[2]

Chang, L. P. and Kuo, T. W. 2005. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Trans. Storage 1, 4, 381--418.

Digital Library

[3]

Gupta, A., Kim, Y., and Urgaonkar, B. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 229--240.

Digital Library

[4]

Intel. 1995. FTL logger exchanging data with FTL systems. http://www.datasheets.org.uk/indexdl/Datasheet-078/DSAE0074655.pdf.

[5]

Intel. 1998. Understanding the flash translation layer (FTL) specification. http://www.jbosn.com/download_documents/FTL_INTEL.pdf.

[6]

Kang, J.-U., Jo, H., Kim, J.-S., and Lee, J. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the International Conference on Embedded Software. 161--170.

Digital Library

[7]

Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S., and Song, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6, 3.

Digital Library

[8]

Manning, C. and Wookey. 2002. YAFFS: Yet another flash filing system. Aleph One.

[9]

Park, C., Cheon, W., Kang, J., Roh, K., Cho, W., and Kim, J.-S. 2008. A re-configurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Trans. Embed. Comput. Syst. 7, 4.

Digital Library

[10]

Rosenblum, M. and Ousterhout, J. K. 1992. The design and implementation of a log-structured file system. ACM Trans. Comput. Syst. 10, 1, 26--52.

Digital Library

[11]

Samsung. 2011. NAND flash-memory datasheet. http://www.datasheetcatalog.com/samsungelectronic/41/.

[12]

Sun, K., Baek, S., Choi, J., Lee, D., Noh, S. H., and Min, S. L. 2008. LTFTL: Lightweight time-shift flash translation layer for flash memory based embedded storage. In Proceedings of the 8th ACM International Conference on Embedded Software (EMSOFT). 51--58.

Digital Library

[13]

Woodhouse, D. 2001. JFFS: The journalling flash file system. In Proceedings of the Ottawa Linux Symposium.

[14]

Wu, C. H. 2010. A self-adjusting flash translation layer for resource-limited embedded systems. ACM Trans. Embed. Comput. Syst. 9, 4.

Digital Library

[15]

Wu, C. H., Kuo, T. W., and Chang, L. P. 2006. The design of efficient initialization and crash recovery for log-based file systems over flash memory. ACM Trans. Storage 2, 4, 449--467.

Digital Library

[16]

Wu, C. H., Lin, H. H., and Kuo, T. W. 2010. An adaptive flash translation layer for high-performance storage systems. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 29, 6.

Digital Library

[17]

Yim, K. S., Kim, J., and Koh, K. 2005. A fast start-up technique for flash memory based computing systems. In Proceedings of the ACM Symposium on Applied Computing. 843--849.

Digital Library

Cited By

Park JPark DChung TLee S(2021)A Crash Recovery Scheme for a Hybrid Mapping FTL in NAND Flash Storage DevicesElectronics10.3390/electronics1003032710:3(327)Online publication date: 1-Feb-2021
https://doi.org/10.3390/electronics10030327
KIM J(2021)Rapid Recovery by Maximizing Page-Mapping Logs DeactivationIEICE Transactions on Information and Systems10.1587/transinf.2020EDL8141E104.D:6(885-889)Online publication date: 1-Jun-2021
https://doi.org/10.1587/transinf.2020EDL8141
Li JChen ZChen ZXiao NLiu FChen W(2017)KV-FTL: A Novel Key-Value-Based FTL Scheme for Large Scale SSDs2017 IEEE 19th International Conference on High Performance Computing and Communications; IEEE 15th International Conference on Smart City; IEEE 3rd International Conference on Data Science and Systems (HPCC/SmartCity/DSS)10.1109/HPCC-SmartCity-DSS.2017.14(106-114)Online publication date: Dec-2017
https://doi.org/10.1109/HPCC-SmartCity-DSS.2017.14
Show More Cited By

Index Terms

Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer

Recommendations

Deterministic Crash Recovery for NAND Flash Based Storage Systems
DAC '14: Proceedings of the 51st Annual Design Automation Conference

NAND flash memory has long been the dominant storage medium in mobile devices. However, power failure may occur at any time and result in loss of important data. Crash recovery therefore becomes vitally important in NAND flash memory storage systems. As ...
The Design of efficient initialization and crash recovery for log-based file systems over flash memory

While flash memory has been widely adopted for storage systems for various embedded systems, issues of performance and reliability have started receiving growing attention in recent years. How to provide efficient roll back and quick mounting for flash-...
DCR: Deterministic Crash Recovery for NAND Flash Storage Systems
NAND flash memory has been widely adopted as the storage medium. As power failure may occur at any time and result in data loss, crash recovery becomes vitally important in NAND flash memory storage systems. Since flash translation layers (FTLs) are used ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 17, Issue 2

April 2012

170 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/2159542

Issue’s Table of Contents

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 April 2012

Accepted: 01 November 2011

Revised: 01 November 2011

Received: 01 July 2010

Published in TODAES Volume 17, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

National Science Council Taiwan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
281
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 24 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Park JPark DChung TLee S(2021)A Crash Recovery Scheme for a Hybrid Mapping FTL in NAND Flash Storage DevicesElectronics10.3390/electronics1003032710:3(327)Online publication date: 1-Feb-2021
https://doi.org/10.3390/electronics10030327
KIM J(2021)Rapid Recovery by Maximizing Page-Mapping Logs DeactivationIEICE Transactions on Information and Systems10.1587/transinf.2020EDL8141E104.D:6(885-889)Online publication date: 1-Jun-2021
https://doi.org/10.1587/transinf.2020EDL8141
Li JChen ZChen ZXiao NLiu FChen W(2017)KV-FTL: A Novel Key-Value-Based FTL Scheme for Large Scale SSDs2017 IEEE 19th International Conference on High Performance Computing and Communications; IEEE 15th International Conference on Smart City; IEEE 3rd International Conference on Data Science and Systems (HPCC/SmartCity/DSS)10.1109/HPCC-SmartCity-DSS.2017.14(106-114)Online publication date: Dec-2017
https://doi.org/10.1109/HPCC-SmartCity-DSS.2017.14
Wang YQin ZChen RShao ZYang L(2016)An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage SystemsACM Transactions on Design Automation of Electronic Systems10.1145/294765822:1(1-22)Online publication date: 13-Dec-2016
https://dl.acm.org/doi/10.1145/2947658
Zhang QLi XWang LZhang TWang YShao Z(2015)Lazy-RTGCACM Transactions on Design Automation of Electronic Systems10.1145/274623620:3(1-32)Online publication date: 24-Jun-2015
https://dl.acm.org/doi/10.1145/2746236
Huang MLiu ZQiao L(2014)Asymmetric Programming: A Highly Reliable Metadata Allocation Strategy for MLC NAND Flash Memory-Based Sensor SystemsSensors10.3390/s14101885114:10(18851-18877)Online publication date: 10-Oct-2014
https://doi.org/10.3390/s141018851
Zhang CWang YWang TChen RLiu DShao Z(2014)Deterministic Crash Recovery for NAND Flash Based Storage SystemsProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593124(1-6)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2593069.2593124
Chang DChen HYang DChang H(2014)BLASACM Transactions on Design Automation of Electronic Systems10.1145/255561619:2(1-29)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2555616
Yi Wang Min Huang Zili Shao Chan HBathen LDutt N(2014)A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2014.234792933:11(1623-1631)Online publication date: Nov-2014
https://doi.org/10.1109/TCAD.2014.2347929
(2014)On-Demand Block-Level Address Mapping in Large-Scale NAND Flash Storage SystemsIEEE Transactions on Computers10.1109/TC.2014.2329680(1-1)Online publication date: 2014
https://doi.org/10.1109/TC.2014.2329680
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents