Abstract
Combating threats and attacks imposed by Hardware Trojans that are stealthily inserted in hardware systems, has surfaced as a challenging problem in recent times. Such threats degrade the reliability and endanger security of the system. Due to scalability issues, Trojan detection remains an extremely difficult problem, especially, when the circuit size is large and Trojan sizes are small. Hardware Trojan is surreptitiously inserted into the design by selecting a few circuit nodes, where rare logic value occurs. This makes their detection probability negligibly small, thereby rendering the arrival of an input combination activating the same, an extremely rare event. Since the number of such Trojans may be exponentially large in terms of such rare nodes, almost all state-of-art techniques suffer from scalability bottlenecks and coverage issues, while generating test vectors. In this work, we propose a systematic approach to sampling in order to lessen the search space, yet preserving the diversity of population. We use binning of trigger-population based on Automatic Test Pattern Generation (ATPG), and invoke Boolean Satisfiability (SAT) solvers to generate test vectors with high Trojan coverage. Simulation results demonstrate the effectiveness and superiority of our method with respect to prior work in terms of Trojan coverage and the cardinality of the test set.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Agrawal, D., et al.: Trojan detection using IC fingerprinting. In: IEEE S&P (2007)
Banga, M., et al.: ODETTE: a non-scan design-for-test methodology for trojan detection in ICs. In: HOST (2011)
Beaumont, M., et al.: Hardware trojans-prevention, detection, countermeasures (a literature review). Technical report, DTIC Document (2011)
Chakraborty, R.S., et al.: Hardware trojan: threats and emerging solutions. In: HLDVT (2009)
Chakraborty, R.S., et al.: MERO: a statistical approach for hardware trojan detection. In: CHES (2009)
Chakraborty, R.S., et al.: Security against hardware trojan through a novel application of design obfuscation. In: ICCAD (2009)
Cruz, J., et al.: Hardware trojan detection using ATPG and model checking. In: VLSI Design (2018)
Jacob, N., et al.: Hardware trojans: current challenges and approaches. IET Comput. Dig. Tech. 8, 264–273 (2014)
Jin, Y., et al.: Hardware trojan detection using path delay fingerprint. In: HOST (2008)
Jin, Y., et al.: DFTT: Design for trojan test. In: ICECS (2010)
Lee, H., et al.: ATALANTA: an Efficient ATPG for Combinational Circuits. Virginia Polytechnic Institute and State University, Blacksburg (1993)
Lee, H.K., et al.: HOPE: an efficient parallel fault simulator for synchronous sequential circuits. In: IEEE TCAD (1996)
Mahajan, Y.S., et al.: Zchaff: an efficient SAT solver. In: Theory and Applications of Satisfiability Testing (2004)
Mrugalski, G., et al.: Compression based on deterministic vector clustering of incompatible test cubes. In: ITC (2009)
Narasimhan, S., et al.: TeSR: a robust temporal self-referencing approach for hardware trojan detection. In: HOST (2011)
Rad, R., et al.: A sensitivity analysis of power signal methods for detecting hardware trojans under real process and environmental conditions. In: IEEE TVLSI (2010)
Saha, S., et al.: Improved test pattern generation for hardware trojan detection using genetic algorithm and boolean satisfiability. In: CHES (2015)
Salmani, H.: TPC: Transition probability calculation (2011). https://www.trust-hub.org/
Salmani, H., et al.: A novel technique for improving hardware trojan detection and reducing trojan activation time. In: IEEE TVLSI (2012)
Tehranipoor, M., et al.: Trustworthy hardware: trojan detection and design-for-trust challenges. Computer 44, 66–74 (2010)
Xiao, K., et al.: Hardware trojans: lessons learned after one decade of research. In: ACM TODAES (2016)
Xiao, K., et al.: A novel built-in self-authentication technique to prevent inserting hardware trojans. In: IEEE TCAD (2014)
Yang, K., et al.: A2: analog malicious hardware. In: IEEE S&P (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Switzerland AG
About this paper
Cite this paper
BasakChowdhury, A., Banerjee, A., Bhattacharya, B.B. (2018). ATPG Binning and SAT-Based Approach to Hardware Trojan Detection for Safety-Critical Systems. In: Au, M., et al. Network and System Security. NSS 2018. Lecture Notes in Computer Science(), vol 11058. Springer, Cham. https://doi.org/10.1007/978-3-030-02744-5_29
Download citation
DOI: https://doi.org/10.1007/978-3-030-02744-5_29
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-02743-8
Online ISBN: 978-3-030-02744-5
eBook Packages: Computer ScienceComputer Science (R0)