Abstract
This article focuses on the properties of a fine grained reconfigurable transistor array currently under test at the Jet Propulsion Laboratory (JPL). This Field Programmable Transistor Array (FPTA) is integrated on a Complementary Metal-Oxide Semiconductor (CMOS) chip. The FPTA has advantageous features for hardware evolutionary experiments when compared to programmable circuits with a coarse level of granularity. Although this programmable chip is configured at a transistor level, its architecture is flexible enough to implement standard analog and digital circuits’ building blocks with a higher level of complexity. This model and a first set of evolutionary experiments have been recently introduced. Here, the objective is to further illustrate its flexibility and versatility for the implementation of a variety of circuits in comparison with other models of re-configurable circuits. New evolutionary experiments are also presented, serving as a basis for the authors to devise an improved model for the FPTA, to be fabricated in the near future.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Hamilton, A., Papathanasiou, K., Tamplin, M. R., Brandtner, T., “PALMO: Field Programmable Analog and Mixed-Signal VLSI for Evolvable Hardware”, in Proceedings of the Sec. Int. Conf. on Evolvable Systems. M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 335–344, LNCS, Springer-Verlag, 1998.
Flockton and Sheehan, “Intrinsic Circuit Evolution Using Programmable Analog Arrays”, in Proc. of the Sec. International Conference on Evolvable Systems, M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 144–155, LNCS, Springer-Verlag, 1998.
Lohn, J. D., Colombano, S. P., “Automated Analog Circuit Synthesis Using a Linear Representation”, in Proc. of the Sec. Int. Conf. on Evolvable Systems:. M. Sipper, D. Mange and A. Pérez-Uribe (ed), vol. 1478, pp. 125–133, LNCS, Springer-Verlag, 1998.
Motorola Semiconductor Technical Data, “Advance Information Field Programmable Analog Array 20-Cell Version MPAA020”, Motorola, Inc., 1997.
Layzell, P., “A New Research Tool for Intrinsic Hardware Evolution”, in Proceedings of the Second International Conference on Evolvable Systems. M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 47–56, LNCS, Springer-Verlag, 1998.
Lattice Semiconductor Corporation, “ispPAC Handbook, Programmable Analog Circuits”, Sep., 1999.
Miller, J., Thomson, P., “Aspects of Digital Evolution: Geometry and Learning”, in Proceedings of the Sec. Int. Conf. on Evolvable Systems. M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 25–35, LNCS, Springer-Verlag, 1998.
Ozsvald, I., “Short-Circuiting the Design Process: Evolutionary Algorithms for Circuit Design Using Reconfigurable Analog Hardware”, Msc Thesis, School of Cognitive and Computer Sciences (COGS), University of Sussex, 1998.
Sanchez, E., “Filed Programmable Gate Array (FPGA) Circuits”, in Towards Evolvable Hardware: The evolutionary engineering approach, pp. 1–18, E. Sanchez and M. Tomassini (editors), Springer-Verlag LNCS 1062, 1996.
Stoica, A., “Towards evolvable hardware chips: experiments with a configurable transistor array”, Proceedings of the 7th Int. Conf. On Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, Granada, Spain, April, 7–9, IEEE comp. Sci. Press, 1999.
Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., Li, W., “Evolutionary Experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits”, Proc. of the First NASA DoD Workshop on Evolvable Hardware, pp.76–84, IEEE Computer press., July, 1999.
Thompson, A., Layzell, P., Zebulum, R., “Explorations in Design space: Unconventional Electronics Design Through Artificial Evolution”, IEEE Trans. on Evolutionary computation, vol. 3, n. 3, pp. 167–196, 1999.
Zebulum, R.S., Pacheco, M.A., Vellasco, M., “Analog Circuits Evolution in Extrinsic and Intrinsic Modes”, in Proc. of the Sec. Int. Conf. on Evolvable Systems M. Sipper, D. Mange and A. Pérez-Uribe (ed), vol. 1478, pp. 154–165, LNCS, Springer-Verlag, 1998.
Zebulum, R.S., Pacheco, M.A., Vellasco, M., “Artificial Evolution of Active Filters: A Case Study”, Proc. of the First NASA DoD Workshop on Evolvable Hardware, pp.66–75, IEEE Computer press., July, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zebulum, R.S., Stoica, A., Keymeulen, D. (2000). A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution. In: Miller, J., Thompson, A., Thomson, P., Fogarty, T.C. (eds) Evolvable Systems: From Biology to Hardware. ICES 2000. Lecture Notes in Computer Science, vol 1801. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46406-9_27
Download citation
DOI: https://doi.org/10.1007/3-540-46406-9_27
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67338-5
Online ISBN: 978-3-540-46406-8
eBook Packages: Springer Book Archive