Abstract
In this paper, we investigate the collapsing of eight multi-operand addition related operations into a single and common (3:2) counter array. We consider for this unit multiplication in integer and fractional representations, the Sum of Absolute Differences (SAD) in unsigned, signed magnitude and two’s complement notation. Furthermore, the unit also incorporates a Multiply-Accumulation unit (MAC) for two’s complement notation. The proposed multiple operation unit was constructed around 10 element arrays that can be reduced using well known counter techniques, which are feed with the necessary data to perform the proposed eight operations. It is estimated that 6/8 of the basic (3:2) counter array is shared by the operations. The obtained results of the presented unit indicates that is capable of processing a 4x4 SAD macro-block in 36.35 ns and takes 30.43 ns to process the rest of the operations using a VIRTEX II PRO xc2vp100-7ff1696 FPGA device.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.: The molen polymorphic processor. IEEE Transactions on Computers, 1363–1375 (2004)
Xilinx: Two flows for partial reconfiguration: Module based or difference based. Application Note:Virtex, Virtex-E, Virtex-II, Virtex II Pro Families,XAPP290, 1–28 (2003)
Guevorkian, D., Launiainen, A., Liuha, P., Lappalainen, V.: Architectures for the sum of absolute differences operation. In: IEEE Workshop on Signal Processing Systems (SPIS 2002) (2002)
Kuhn, P.: Fast mpeg-4 motion estimation: Processor based and flexible vlsi implementations. Journal of VLSI Signal Processing, 67–92 (1999)
Vassiliadis, S., Hakkennes, E., Wong, S., Pechanek., G.: The sum-absolute-difference motion estimation accelerator. In: Proceedings of Euromicro Conference, 24th, pp. 559–566 (1998)
Vassiliadis, S., Schwarz, E., Putrino, M.: Quasi-universal vlsi multiplier with signed digit arithmetic. In: Proceedings of the 1987 IEEE, Southern Tier Technical Conference, pp. 1–10 (1987)
Calderon, H., Vassilidis, S.: Reconfigurable universal sad-multiplier array. In: Proccedings of ACM international conference - Computer Frontiers (2005) (Accepted for publication)
Yaday, N., Schulte, M., Glossner, J.: Parallel saturating fractional arithmetic units. In: Proccedings of the Ninth great lakes Symposium on VLSI (1999)
Xilinx: The xilinx software manuals, xilinx 5.2i (2003), http://www.xilinx.com/support/sw_manuals/xilinx5/index.htm
Baugh, C., Wooley, B.: A two’s complement parallel array multiplication algorithm. IEEE, Transactions on Computers, 1045–1047 (1973)
Xilinx: Virtex ii pro platform fpga handbook (2002)
Wallace, C.S.: A suggestion for a fast multiplier. IEEE, Transactions on Electronic Computers, 14–17 (1964)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Calderon, H., Vassiliadis, S. (2005). Reconfigurable Multiple Operation Array. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2005. Lecture Notes in Computer Science, vol 3553. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11512622_4
Download citation
DOI: https://doi.org/10.1007/11512622_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26969-4
Online ISBN: 978-3-540-31664-0
eBook Packages: Computer ScienceComputer Science (R0)