Low flicker-noise quadrature mixer topology
RS Pullela, T Sowlati…�- 2006 IEEE International�…, 2006 - ieeexplore.ieee.org
RS Pullela, T Sowlati, D Rozenblit
2006 IEEE International Solid State Circuits Conference-Digest of�…, 2006•ieeexplore.ieee.orgA mixer topology that improves NF at low offset frequencies by reducing 1/f noise
contributions is fabricated in 0.13 μm CMOS. The NF at 10kHz is 9dB, which is 9dB less than
a conventional mixer. The mixer also has 2dB higher gain, improved quadrature matching,
higher IP2, straightforward implemention, and is robust over PVT
contributions is fabricated in 0.13 μm CMOS. The NF at 10kHz is 9dB, which is 9dB less than
a conventional mixer. The mixer also has 2dB higher gain, improved quadrature matching,
higher IP2, straightforward implemention, and is robust over PVT
A mixer topology that improves NF at low offset frequencies by reducing 1/f noise contributions is fabricated in 0.13μm CMOS. The NF at 10kHz is 9dB, which is 9dB less than a conventional mixer. The mixer also has 2dB higher gain, improved quadrature matching, higher IP2, straightforward implemention, and is robust over PVT
ieeexplore.ieee.org
Showing the best result for this search. See all results