Google
This paper presents a novel reconfigurable Viterbi decoder architecture, which meets the high speed and low power requirements of most popular wireless�...
In this paper, a high speed and low power runtime dynamically reconfigurable Viterbi decoder architecture with constraint lengths 3–7 with different code�...
In this paper, a high speed and low power runtime dynamically reconfigurable Viterbi decoder architecture with constraint lengths 3-7 with different code�...
With a throughput of 81 Mbps, the architecture is suitable for use in receivers of 802.11a wireless local area network, 3G cellular code division multiple�...
With a throughput of 81Mbps, the architecture is suitable for use in receivers of 802.11a wireless local area network, 3G cellular code division multiple access�...
Bibliographic details on Dynamic partial reconfigurable Viterbi decoder for wireless standards.
People also ask
ABSTRACT. The use of error-correcting codes has proven to be an effec- tive way to overcome data corruption in digital communi- cation channels.
Run-time dynamic reconfiguration is used in response to changing channel noise conditions to achieve improved decoder performance. Implementation parameters for�...
Various coding schemes are used in wireless packet data network of different standards like GPRS, EDGE and WiMAX to maximize the channel capacity. GPRS uses�...
Viterbi algorithm is called as optimum algorithm because it minimizes the probability of error. The Viterbi algorithm is one of the standard sections in number�...