This paper presents the architecture of a 10-bit, 10 MS/s pipelined ADC with a TI-SAR architecture that has a smaller total capacitance than the other ADCs.
This paper presents flash-assisted successive approximation register (SAR) analog-to-digital converter (ADC) with an energy-efficient speed-boosting structure
This paper presents a 10-bit, 10 MS/s pipelined ADC with a time-interleaved SAR. Owing to the shared multiplying-DAC between the flash ADC and the�...
A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR ... Authors: ByeongGi Jang; Abbas Syed Hayder; SungHan Do; SungHun Cho; DongSoo Lee; YoungGun�...
This paper presents a 10-bit, 10MS/s pipelined ADC with a time-interleaved SAR. Owing to the shared multiplying-DAC between the flash ADC and the�...
Abstract—This paper presents a time-interleaved (TI) SAR. ADC with a fast variance-based timing-skew calibration tech-.
The design reuses the SAR ADC to perform offset cancellation, which significantly saves calibration area, power and time. A 6 bit capacitive DAC is built as a�...
People also ask
What is the difference between SAR and pipelined ADC?
What is pipelining in ADC?
The design of a low-power 10-bit, 100 MS/s ADC is presented. The ADC is based on a pipelined architecture in which the number of bits converted per stage�...
Abstract— A 9-bit 110-MS/s pipelined-SAR ADC is proposed. To alleviate the design tradeoff between conversion rate and power consumption, the design adopts�...
This paper presents a 6 bit, 11 MS/s time-interleaved pipeline A/D converter design. The specification process, from block level to elementary circuits,�...