default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDInternational Journal of Reconfigurable Computing, Volume 2008
Volume 2008, 2008
- Scott Y. L. Chin, Clarence S. P. Lee, Steven J. E. Wilton:
On the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays. 751863:1-751863:13 - Zhaoyi Wei, Dah-Jye Lee, Brent E. Nelson, James K. Archibald, Barrett Edwards:
FPGA-Based Embedded Motion Estimation Sensor. 636145:1-636145:8 - Diego Puschini
, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, Lionel Torres:
A Game-Theoretic Approach for Run-Time Distributed Optimization on MP-SoC. 403086:1-403086:11 - Sami Boukhechem, El-Bay Bourennane:
SystemC Transaction-Level Modeling of an MPSoC Platform Based on an Open Source ISS by Using Interprocess Communication. 902653:1-902653:10 - Stephen D. Craven, Peter M. Athanas:
Dynamic Hardware Development. 901328:1-901328:10 - Motoki Amagasaki, Ryoichi Yamaguchi, Masahiro Koga, Masahiro Iida, Toshinori Sueyoshi:
An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture. 180216:1-180216:14 - Johan Ditmar, Steve McKeever, Alex Wilson:
Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation. 674340:1-674340:14 - Yoann Guillemenet, Lionel Torres, Gilles Sassatelli, Nicolas Bruchon:
On the Use of Magnetic RAMs in Field-Programmable Gate Arrays. 723950:1-723950:9 - Juan José Raygoza-Panduro, Susana Ortega-Cisneros, Jorge Rivera, Alberto de la Mora Gálvez:
Design of a Mathematical Unit in FPGA for the Implementation of the Control of a Magnetic Levitation System. 634306:1-634306:9 - Kostas Siozios, Alexandros Bartzas, Dimitrios Soudris:
Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology. 764942:1-764942:18 - Duarte Lopes de Oliveira, Marius Strum, Sandro S. Sato:
Burst-Mode Asynchronous Controllers on FPGA. 926851:1-926851:10 - Omkar Dandekar, William Plishker, Shuvra S. Bhattacharyya, Raj Shekhar:
Multiobjective Optimization for Reconfigurable Implementation of Medical Image Registration. 738174:1-738174:17 - Chi Wai Yu, Julien Lamoureux, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk:
The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units. 736203:1-736203:10 - Guillermo Botella Juan, Manuel Rodríguez, Antonio García, Eduardo Ros:
Neuromorphic Configurable Architecture for Robust Motion Estimation. 428265:1-428265:9 - Gustavo Sutter, Richard Katz:
Selected Papers from SPL 2008: Programmable Logic and Applications. 921921:1-921921:2 - Jürgen Becker, Michael Hübner, Roger F. Woods, Philip Heng Wai Leong, Robert Esser, Lionel Torres:
Current Trends on Reconfigurable Computing. 918525:1
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-25 20:03 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
